Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats

ClawBench
ClawBench
Bifrost
Bifrost

openXC7/demo-projects

Demo projects for various Kintex FPGA boards

Visit GitHub
Verilog
72
33
12 contributors
BSD 3-Clause "New" or "Revised" License
AchievementsView all →
FeaturedAdvertise to 180K+ monthly visitors
ClawBench

a benchmark for personal agents

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

Momentum

How fast openXC7/demo-projects is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Sep 9 – Oct 24, 2026

Stars +1 in 46 days

01
1

Forks +7 in 46 days

012
2

Merged PRs 16 in 46 days

0123
3

Trendshift Trendingwhere the repository ranked each day it made the top 25

Top 25 in Verilog

17222017212321
Sep 9Sep 15Sep 21Sep 27Oct 3Oct 9Oct 15Oct 21
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRsVerilog
Wed, Sep 9, 2026+0+20#17
Thu, Sep 10, 2026+0+00Not trending
Fri, Sep 11, 2026+0+01Not trending
Sat, Sep 12, 2026+0+00Not trending
Sun, Sep 13, 2026+0+00Not trending
Mon, Sep 14, 2026+0+00Not trending
Tue, Sep 15, 2026+0+00Not trending
Wed, Sep 16, 2026+0+00Not trending
Thu, Sep 17, 2026+0+00Not trending
Fri, Sep 18, 2026+0+00Not trending
Sat, Sep 19, 2026+0+00#22
Sun, Sep 20, 2026+0+00Not trending
Mon, Sep 21, 2026+0+00Not trending
Tue, Sep 22, 2026+0+00Not trending
Wed, Sep 23, 2026+0+00Not trending
Thu, Sep 24, 2026+0+00Not trending
Fri, Sep 25, 2026+0+03#20
Sat, Sep 26, 2026+0+11#17
Sun, Sep 27, 2026+0+00Not trending
Mon, Sep 28, 2026+0+00Not trending
Tue, Sep 29, 2026+0+01Not trending
Wed, Sep 30, 2026+0+00Not trending
Thu, Oct 1, 2026+0+00Not trending
Fri, Oct 2, 2026+0+00Not trending
Sat, Oct 3, 2026+0+00Not trending
Sun, Oct 4, 2026+0+00Not trending
Mon, Oct 5, 2026+0+10#21
Tue, Oct 6, 2026+0+10#23
Wed, Oct 7, 2026+0+00Not trending
Thu, Oct 8, 2026+0+00Not trending
Fri, Oct 9, 2026+0+00Not trending
Sat, Oct 10, 2026+0+00Not trending
Sun, Oct 11, 2026+0+10#21
Mon, Oct 12, 2026+0+00Not trending
Tue, Oct 13, 2026+0+00Not trending
Wed, Oct 14, 2026+0+00Not trending
Thu, Oct 15, 2026+0+00Not trending
Fri, Oct 16, 2026+0+00Not trending
Sat, Oct 17, 2026+0+11Not trending
Sun, Oct 18, 2026+0+01Not trending
Mon, Oct 19, 2026+0+01Not trending
Tue, Oct 20, 2026+1+02Not trending
Wed, Oct 21, 2026+0+03Not trending
Thu, Oct 22, 2026+0+02Not trending
Fri, Oct 23, 2026+0+00Not trending
Sat, Oct 24, 2026+0+00Not trending
Total+1+716
  • 1#1 on the list
  • 7Rank that day
  • Not trending

Achievements

Trendshift snapshots GitHub's daily Trending list and runs its own trending list

Trendshift Trending

openXC7/demo-projects has trended on Trendshift's daily list

Daily

First achieved on 10th, Aug 2026 for Verilog

#11 Verilog Repository Of The Day

First achieved on 10th, Aug 2026 for Verilog

#11 Verilog Repository Of The Day

You might also like

Repositories close to openXC7/demo-projects
FeaturedAdvertise to 180K+ monthly visitors
ClawBench

a benchmark for personal agents

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

Digilent/vivado-boards

Tcl
529243

Xilinx/XilinxCEDStore

Tcl

This store contains Configurable Example Designs.

5869

Digilent/digilent-xdc

Tcl

A collection of Master XDC files for Digilent FPGA and Zynq boards.

722580

chili-chips-ba/openCologne

Verilog

Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples => https://www.chili-chips.xyz/open-cologne | Also see https://nanoxplore.com

1079

MicrochipTech/fpga-hls-examples

C

Open-Source HLS Examples for Microchip FPGAs

5714

Xilinx/XilinxBoardStore

Python
342308

Digilent/digilent-vivado-scripts

Python
8124

mcmayer/iCE40

Verilog

Lattice iCE40 FPGA experiments - Work in progress

10816

yuri-panchul/basics-graphics-music

SystemVerilog

FPGA exercise for beginners

202112