Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats
Bifrost
Bifrost
Busbar
Busbar
ClawBench
ClawBench

chipsalliance/caliptra-rtl

HW Design Collateral for Caliptra RoT IP

Visit GitHub
SystemVerilog
158
111
54 contributors
Apache License 2.0
AchievementsView all →
FeaturedAdvertise to 180K+ monthly visitors
Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

Busbar

Control what AI can do before it acts

ClawBench

a benchmark for personal agents

Momentum

How fast chipsalliance/caliptra-rtl is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Aug 24 – Oct 22, 2026

Stars +9 in 60 days

01
1

Forks +6 in 60 days

01
1

Merged PRs 40 in 60 days

0510
7

Trendshift Trendingwhere the repository ranked each day it made the top 25

Top 25 in SystemVerilog

1791512156561082524232322122519182452320235238238
Aug 24Sep 1Sep 9Sep 17Sep 25Oct 3Oct 11Oct 19
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRsSystemVerilog
Mon, Aug 24, 2026+0+01#17
Tue, Aug 25, 2026+0+17#9
Wed, Aug 26, 2026+0+02#15
Thu, Aug 27, 2026+0+04#12
Fri, Aug 28, 2026+0+00#15
Sat, Aug 29, 2026+1+00#6
Sun, Aug 30, 2026+0+00Not trending
Mon, Aug 31, 2026+1+02#5
Tue, Sep 1, 2026+1+12#6
Wed, Sep 2, 2026+0+00Not trending
Thu, Sep 3, 2026+0+00Not trending
Fri, Sep 4, 2026+0+00Not trending
Sat, Sep 5, 2026+1+00#10
Sun, Sep 6, 2026+0+00Not trending
Mon, Sep 7, 2026+1+00#8
Tue, Sep 8, 2026+0+00Not trending
Wed, Sep 9, 2026+0+01#25
Thu, Sep 10, 2026+0+00Not trending
Fri, Sep 11, 2026+0+11#24
Sat, Sep 12, 2026+0+01#23
Sun, Sep 13, 2026+0+01#23
Mon, Sep 14, 2026+0+00Not trending
Tue, Sep 15, 2026+0+01#22
Wed, Sep 16, 2026+0+01#12
Thu, Sep 17, 2026+0+01#25
Fri, Sep 18, 2026+0+00Not trending
Sat, Sep 19, 2026+0+00Not trending
Sun, Sep 20, 2026+0+00Not trending
Mon, Sep 21, 2026+0+11#19
Tue, Sep 22, 2026+0+00Not trending
Wed, Sep 23, 2026+0+02#18
Thu, Sep 24, 2026+0+00Not trending
Fri, Sep 25, 2026+0+01#24
Sat, Sep 26, 2026+0+00Not trending
Sun, Sep 27, 2026+0+00Not trending
Mon, Sep 28, 2026+1+00#5
Tue, Sep 29, 2026+0+02#23
Wed, Sep 30, 2026+0+00#20
Thu, Oct 1, 2026+0+00Not trending
Fri, Oct 2, 2026+0+01#23
Sat, Oct 3, 2026+0+00Not trending
Sun, Oct 4, 2026+1+01#5
Mon, Oct 5, 2026+0+01#23
Tue, Oct 6, 2026+0+02Not trending
Wed, Oct 7, 2026+0+01Not trending
Thu, Oct 8, 2026+1+01#8
Fri, Oct 9, 2026+0+00#23
Sat, Oct 10, 2026+0+00Not trending
Sun, Oct 11, 2026+0+00Not trending
Mon, Oct 12, 2026+1+10#8
Tue, Oct 13, 2026+0+10Not trending
Wed, Oct 14, 2026+0+00Not trending
Thu, Oct 15, 2026+0+00Not trending
Fri, Oct 16, 2026+0+00Not trending
Sat, Oct 17, 2026+0+00Not trending
Sun, Oct 18, 2026+0+00Not trending
Mon, Oct 19, 2026+0+00Not trending
Tue, Oct 20, 2026+0+01Not trending
Wed, Oct 21, 2026+0+01Not trending
Thu, Oct 22, 2026+0+00Not trending
Total+9+640
  • 1#1 on the list
  • 7Rank that day
  • Not trending

    • Mentions and achievements

    Where people are talking about chipsalliance/caliptra-rtl, and every badge it has earned
    1. Oct 131 post

      • Fixing a tough RTL bug in a real SoC with an AI agent: why the harness matters

        Read full on Reddit

        r/FPGA

    2. Oct 101 post

      • Investigating a tough bug in a large SoC: why an agent harness matters

        Read full on Reddit

        r/chipdesign

    You might also like

    Repositories close to chipsalliance/caliptra-rtl
    FeaturedAdvertise to 180K+ monthly visitors
    ClawBench

    a benchmark for personal agents

    Bifrost

    Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

    Busbar

    Control what AI can do before it acts

    chipsalliance/Caliptra

    Caliptra IP and firmware for integrated Root of Trust block

    48178

    chipsalliance/caliptra-sw

    Rust

    Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test

    171136

    lowRISC/opentitan

    SystemVerilog

    OpenTitan: Open source silicon root of trust

    3.7k1.1k

    tropicsquare/tropic01

    TROPIC01 Secure Element Main repository

    1009

    pavona/pavona

    SystemVerilog

    A library of modular, tapeout-proven, and secure-by-default open silicon blocks

    9831

    tillitis/tillitis-key1

    C

    FPGA verilog and firmware for TKey, the flexible and open USB security key 🔑

    44535

    freechipsproject/ip-contributions

    Scala

    For contributions of Chisel IP to the chisel community.

    7311

    trezor/trezor-hardware

    🔧 Hardware design of Trezor

    225100

    baochip/baochip-1x

    SystemVerilog

    Baochip 1x Silicon

    48446