Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats
Busbar
Busbar
Bifrost
Bifrost
AxiomCode
AxiomCode

rafaelcalcada/rvx

RISC-V microcontroller for embedded, FPGA and ASIC applications

Visit GitHub
Verilog
203
29
4 contributors
MIT License
website
AchievementsView all →
FeaturedAdvertise to 180K+ monthly visitors
Busbar

Control what AI can do before it acts

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

AxiomCode

Give Al Agents a Deeper Understanding of Your Codebase with a Code Graph

Momentum

How fast rafaelcalcada/rvx is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Aug 30 – Oct 19, 2026

Stars +1 in 51 days

01
1

Forks +2 in 51 days

01
1

Merged PRs 3 in 51 days

0123
3

Trendshift Trendingwhere the repository ranked each day it made the top 25

Top 25 in Verilog

12232025
Aug 30Sep 6Sep 13Sep 20Sep 27Oct 4Oct 11Oct 18
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRsVerilog
Sun, Aug 30, 2026+0+00Not trending
Mon, Aug 31, 2026+0+00Not trending
Tue, Sep 1, 2026+0+03#12
Wed, Sep 2, 2026+0+00Not trending
Thu, Sep 3, 2026+0+00Not trending
Fri, Sep 4, 2026+0+00Not trending
Sat, Sep 5, 2026+0+00Not trending
Sun, Sep 6, 2026+0+00Not trending
Mon, Sep 7, 2026+0+00Not trending
Tue, Sep 8, 2026+0+00Not trending
Wed, Sep 9, 2026+0+00Not trending
Thu, Sep 10, 2026+0+00Not trending
Fri, Sep 11, 2026+0+00Not trending
Sat, Sep 12, 2026+0+00Not trending
Sun, Sep 13, 2026+0+00Not trending
Mon, Sep 14, 2026+0+00Not trending
Tue, Sep 15, 2026+0+10#23
Wed, Sep 16, 2026+0+10Not trending
Thu, Sep 17, 2026+0+00Not trending
Fri, Sep 18, 2026+0+00Not trending
Sat, Sep 19, 2026+0+00Not trending
Sun, Sep 20, 2026+0+00Not trending
Mon, Sep 21, 2026+0+00Not trending
Tue, Sep 22, 2026+0+00Not trending
Wed, Sep 23, 2026+0+00Not trending
Thu, Sep 24, 2026+0+00Not trending
Fri, Sep 25, 2026+0+00Not trending
Sat, Sep 26, 2026+0+00Not trending
Sun, Sep 27, 2026+0+00Not trending
Mon, Sep 28, 2026+0+00Not trending
Tue, Sep 29, 2026+0+00Not trending
Wed, Sep 30, 2026+0+00Not trending
Thu, Oct 1, 2026+0+00Not trending
Fri, Oct 2, 2026+1+00#20
Sat, Oct 3, 2026+0+00Not trending
Sun, Oct 4, 2026+0+00Not trending
Mon, Oct 5, 2026+0+00Not trending
Tue, Oct 6, 2026+0+00Not trending
Wed, Oct 7, 2026+0+00Not trending
Thu, Oct 8, 2026+0+00Not trending
Fri, Oct 9, 2026+0+00#25
Sat, Oct 10, 2026+0+00Not trending
Sun, Oct 11, 2026+0+00Not trending
Mon, Oct 12, 2026+0+00Not trending
Tue, Oct 13, 2026+0+00Not trending
Wed, Oct 14, 2026+0+00Not trending
Thu, Oct 15, 2026+0+00Not trending
Fri, Oct 16, 2026+0+00Not trending
Sat, Oct 17, 2026+0+00Not trending
Sun, Oct 18, 2026+0+00Not trending
Mon, Oct 19, 2026+0+00Not trending
Total+1+23
  • 1#1 on the list
  • 7Rank that day
  • Not trending
  • Achievements

    Trendshift snapshots GitHub's daily Trending list and runs its own trending list

    Trendshift Trending

    rafaelcalcada/rvx has trended on Trendshift's daily and weekly list

    Daily

    First achieved on 18th, Aug 2026 for Verilog

    #8 Verilog Repository Of The Day

    Weekly

    First achieved in Week 34, 2026 for Verilog

    #20 Verilog Repository Of The Week

    First achieved on 18th, Aug 2026 for Verilog

    #8 Verilog Repository Of The Day

    First achieved in Week 34, 2026 for Verilog

    #20 Verilog Repository Of The Week

    You might also like

    Repositories close to rafaelcalcada/rvx
    FeaturedAdvertise to 180K+ monthly visitors
    AxiomCode

    Give Al Agents a Deeper Understanding of Your Codebase with a Code Graph

    Busbar

    Control what AI can do before it acts

    Bifrost

    Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

    stnolting/neorv32

    VHDL

    🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

    2.3k393

    darklife/darkriscv

    Verilog

    opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

    2.6k326

    lowRISC/ibex

    SystemVerilog

    Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)

    2.1k719

    YosysHQ/picorv32

    Verilog

    PicoRV32 - A Size-Optimized RISC-V CPU

    4.4k1k

    SpinalHDL/VexRiscv

    Assembly

    A FPGA friendly 32 bit RISC-V CPU implementation

    3.3k506

    SpinalHDL/VexiiRiscv

    Scala

    Like VexRiscv, but, Harder, Better, Faster, Stronger

    26266

    x-heep/x-heep

    C

    eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V

    308148

    f32c/f32c

    VHDL

    A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz

    426112

    olofk/serv

    Verilog

    SERV - The SErial RISC-V CPU

    1.9k261