Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats
Bifrost
Bifrost
Busbar
Busbar
AxiomCode
AxiomCode

enjoy-digital/litex_m2sdr

LiteX based M2 SDR/RF FPGA board.

Visit GitHub
C
229
42
16 contributors
BSD 2-Clause "Simplified" License
FeaturedAdvertise to 180K+ monthly visitors
Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

Busbar

Control what AI can do before it acts

AxiomCode

Give Al Agents a Deeper Understanding of Your Codebase with a Code Graph

Momentum

How fast enjoy-digital/litex_m2sdr is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Aug 27 – Oct 20, 2026

Stars +4 in 55 days

01
1

Forks +1 in 55 days

01
1

Merged PRs 30 in 55 days

0510
10

Trendshift Trendingwhere the repository ranked each day it made the top 25

Not in the Trendshift top 25 in this period

Aug 27Sep 3Sep 10Sep 17Sep 24Oct 1Oct 8Oct 15
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRs
Thu, Aug 27, 2026+0+01
Fri, Aug 28, 2026+0+00
Sat, Aug 29, 2026+0+00
Sun, Aug 30, 2026+0+00
Mon, Aug 31, 2026+0+00
Tue, Sep 1, 2026+0+02
Wed, Sep 2, 2026+1+00
Thu, Sep 3, 2026+0+00
Fri, Sep 4, 2026+0+00
Sat, Sep 5, 2026+0+00
Sun, Sep 6, 2026+0+00
Mon, Sep 7, 2026+0+00
Tue, Sep 8, 2026+0+00
Wed, Sep 9, 2026+0+01
Thu, Sep 10, 2026+0+01
Fri, Sep 11, 2026+0+00
Sat, Sep 12, 2026+0+00
Sun, Sep 13, 2026+0+00
Mon, Sep 14, 2026+0+00
Tue, Sep 15, 2026+0+00
Wed, Sep 16, 2026+0+00
Thu, Sep 17, 2026+0+00
Fri, Sep 18, 2026+0+00
Sat, Sep 19, 2026+0+00
Sun, Sep 20, 2026+0+00
Mon, Sep 21, 2026+0+01
Tue, Sep 22, 2026+0+00
Wed, Sep 23, 2026+1+02
Thu, Sep 24, 2026+0+00
Fri, Sep 25, 2026+0+00
Sat, Sep 26, 2026+0+00
Sun, Sep 27, 2026+0+00
Mon, Sep 28, 2026+0+01
Tue, Sep 29, 2026+1+10
Wed, Sep 30, 2026+0+00
Thu, Oct 1, 2026+0+01
Fri, Oct 2, 2026+0+00
Sat, Oct 3, 2026+0+00
Sun, Oct 4, 2026+0+00
Mon, Oct 5, 2026+0+00
Tue, Oct 6, 2026+0+00
Wed, Oct 7, 2026+0+00
Thu, Oct 8, 2026+0+00
Fri, Oct 9, 2026+0+08
Sat, Oct 10, 2026+0+00
Sun, Oct 11, 2026+0+00
Mon, Oct 12, 2026+0+010
Tue, Oct 13, 2026+0+01
Wed, Oct 14, 2026+0+00
Thu, Oct 15, 2026+0+01
Fri, Oct 16, 2026+0+00
Sat, Oct 17, 2026+1+00
Sun, Oct 18, 2026+0+00
Mon, Oct 19, 2026+0+00
Tue, Oct 20, 2026+0+00
Total+4+130
  • 1#1 on the list
  • 7Rank that day
  • Not trending

You might also like

Repositories close to enjoy-digital/litex_m2sdr
FeaturedAdvertise to 180K+ monthly visitors
Busbar

Control what AI can do before it acts

AxiomCode

Give Al Agents a Deeper Understanding of Your Codebase with a Code Graph

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

plutoplus/plutoplus

Shell

The repo maintain PlutoSDR+

33177

analogdevicesinc/plutosdr-fw

Shell

PlutoSDR Firmware

477189

F5OEO/tezuka_fw

C++

Universal Zynq/AD9363 firmware builder

472109

f4exb/sdrangel

C++

SDR Rx/Tx software for Airspy, Airspy HF+, BladeRF, HackRF, LimeSDR, PlutoSDR, RTL-SDR, SDRplay and FunCube

4.1k619

ConstStrings/GoWinSDR

Verilog

基于高云FPGA与AD9363/AD9361射频收发器，构建了一套灵活可重构的软件无线电（SDR）系统，通信核心代码纯Verilog实现。软硬件全开源，高速基带处理部署于FPGA，交互业务部署于Python上位机，通过千兆以太网交互，实现了QPSK等多种实时通信与动态参数配置 Based on the Gowin FPGA and AD9363/AD9361 RF transceiver, a flexible and reconfigurable Software Defined Radio (SDR) system has been built, with the communication core implemented entirely in Verilog.

16029

greatscottgadgets/hackrf

C

low cost software radio platform

8.2k1.7k

open-sdr/openwifi

C

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

4.8k808

open-sdr/openwifi-hw

Verilog

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware

912301

EttusResearch/uhd

Verilog

The USRP™ Hardware Driver Repository

1.3k763