Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats
Busbar
Busbar
Bifrost
Bifrost

LeiWang1999/ZYNQ-NVDLA

NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.

Visit GitHub
Verilog
394
76
1 contributors
AchievementsView all →
FeaturedAdvertise to 180K+ monthly visitors
Busbar

Control what AI can do before it acts

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

Momentum

How fast LeiWang1999/ZYNQ-NVDLA is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Aug 19 – Oct 18, 2026

Stars +2 in 61 days

01
1

Forks +2 in 61 days

01
1

Merged PRs 0 in 61 days

01

Trendshift Trendingwhere the repository ranked each day it made the top 25

Top 25 in Verilog

13
Aug 19Aug 27Sep 4Sep 12Sep 20Sep 28Oct 6Oct 14
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRsVerilog
Wed, Aug 19, 2026+0+10Not trending
Thu, Aug 20, 2026+0+00Not trending
Fri, Aug 21, 2026+0+00Not trending
Sat, Aug 22, 2026+0+00Not trending
Sun, Aug 23, 2026+0+00Not trending
Mon, Aug 24, 2026+0+00Not trending
Tue, Aug 25, 2026+0+00Not trending
Wed, Aug 26, 2026+0+00Not trending
Thu, Aug 27, 2026+0+00Not trending
Fri, Aug 28, 2026+0+10Not trending
Sat, Aug 29, 2026+0+00Not trending
Sun, Aug 30, 2026+0+00Not trending
Mon, Aug 31, 2026+0+00Not trending
Tue, Sep 1, 2026+0+00Not trending
Wed, Sep 2, 2026+0+00Not trending
Thu, Sep 3, 2026+0+00Not trending
Fri, Sep 4, 2026+0+00Not trending
Sat, Sep 5, 2026+0+00Not trending
Sun, Sep 6, 2026+0+00Not trending
Mon, Sep 7, 2026+0+00Not trending
Tue, Sep 8, 2026+0+00Not trending
Wed, Sep 9, 2026+0+00Not trending
Thu, Sep 10, 2026+0+00Not trending
Fri, Sep 11, 2026+0+00Not trending
Sat, Sep 12, 2026+0+00Not trending
Sun, Sep 13, 2026+0+00Not trending
Mon, Sep 14, 2026+0+00Not trending
Tue, Sep 15, 2026+0+00Not trending
Wed, Sep 16, 2026+0+00Not trending
Thu, Sep 17, 2026+0+00Not trending
Fri, Sep 18, 2026+0+00Not trending
Sat, Sep 19, 2026+0+00Not trending
Sun, Sep 20, 2026+0+00Not trending
Mon, Sep 21, 2026+0+00Not trending
Tue, Sep 22, 2026+0+00Not trending
Wed, Sep 23, 2026+0+00Not trending
Thu, Sep 24, 2026+0+00Not trending
Fri, Sep 25, 2026+0+00Not trending
Sat, Sep 26, 2026+0+00Not trending
Sun, Sep 27, 2026+0+00Not trending
Mon, Sep 28, 2026+0+00Not trending
Tue, Sep 29, 2026+0+00Not trending
Wed, Sep 30, 2026+0+00Not trending
Thu, Oct 1, 2026+0+00Not trending
Fri, Oct 2, 2026+0+00Not trending
Sat, Oct 3, 2026+1+00#13
Sun, Oct 4, 2026+0+00Not trending
Mon, Oct 5, 2026+0+00Not trending
Tue, Oct 6, 2026+0+00Not trending
Wed, Oct 7, 2026+0+00Not trending
Thu, Oct 8, 2026+0+00Not trending
Fri, Oct 9, 2026+0+00Not trending
Sat, Oct 10, 2026+0+00Not trending
Sun, Oct 11, 2026+0+00Not trending
Mon, Oct 12, 2026+0+00Not trending
Tue, Oct 13, 2026+0+00Not trending
Wed, Oct 14, 2026+0+00Not trending
Thu, Oct 15, 2026+0+00Not trending
Fri, Oct 16, 2026+1+00Not trending
Sat, Oct 17, 2026+0+00Not trending
Sun, Oct 18, 2026+0+00Not trending
Total+2+20
  • 1#1 on the list
  • 7Rank that day
  • Not trending

Achievements

Trendshift snapshots GitHub's daily Trending list and runs its own trending list

Trendshift Trending

LeiWang1999/ZYNQ-NVDLA has trended on Trendshift's daily list

Daily

First achieved on 3rd, Oct 2026 for Verilog

#13 Verilog Repository Of The Day

First achieved on 3rd, Oct 2026 for Verilog

#13 Verilog Repository Of The Day

You might also like

Repositories close to LeiWang1999/ZYNQ-NVDLA
FeaturedAdvertise to 180K+ monthly visitors
Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

Busbar

Control what AI can do before it acts

ztachip/ztachip

VHDL

Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.

34052

fastmachinelearning/hls4ml

Python

Machine learning on FPGAs using HLS

2.2k539

Xilinx/finn

Python

Dataflow compiler for QNN inference on FPGAs

1.1k291

IBM/AccDNN

Verilog

A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.

45299

Xilinx/Vitis-AI

Python

Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.

1.8k673

FeSens/openTPU

Verilog

An open-source AI accelerator, developed by AI: RTL, ISA, simulator, compiler and profiler in one repo. Runs Qwen3, LFM2.5 and Qwen3.5 on a Kintex-7 PCIe card.

76462

NVIDIA/TensorRT

C++

NVIDIA® TensorRT™ is an SDK for high-performance deep learning inference on NVIDIA GPUs. This repository contains the open source components of TensorRT.

13.4k2.4k

cornell-zhang/allo

Python

Allo Accelerator Design and Programming Framework (PLDI'24)

41477

fastmachinelearning/hls4ml-tutorial

Jupyter Notebook

Tutorial notebooks for hls4ml

452185