Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats
Bifrost
Bifrost
AxiomCode
AxiomCode
Busbar
Busbar

FPGADude/Digital-Design

Verilog HDL files

#Learning resources
Visit GitHub
Verilog
191
62
1 contributors
GNU General Public License v3.0
AchievementsView all →
FeaturedAdvertise to 180K+ monthly visitors
Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

AxiomCode

Give Al Agents a Deeper Understanding of Your Codebase with a Code Graph

Busbar

Control what AI can do before it acts

Momentum

How fast FPGADude/Digital-Design is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Sep 7 – Oct 19, 2026

Stars +4 in 43 days

01
1

Forks +1 in 43 days

01
1

Merged PRs 0 in 43 days

01

Trendshift Trendingwhere the repository ranked each day it made the top 25

Top 25 in Verilog

13222010
Sep 7Sep 13Sep 19Sep 25Oct 1Oct 7Oct 13Oct 19
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRsVerilog
Mon, Sep 7, 2026+1+00#13
Tue, Sep 8, 2026+0+00Not trending
Wed, Sep 9, 2026+0+00Not trending
Thu, Sep 10, 2026+0+00Not trending
Fri, Sep 11, 2026+0+00Not trending
Sat, Sep 12, 2026+0+00Not trending
Sun, Sep 13, 2026+0+00Not trending
Mon, Sep 14, 2026+0+00Not trending
Tue, Sep 15, 2026+0+10Not trending
Wed, Sep 16, 2026+1+00#22
Thu, Sep 17, 2026+0+00Not trending
Fri, Sep 18, 2026+0+00Not trending
Sat, Sep 19, 2026+0+00Not trending
Sun, Sep 20, 2026+0+00Not trending
Mon, Sep 21, 2026+0+00Not trending
Tue, Sep 22, 2026+0+00Not trending
Wed, Sep 23, 2026+0+00Not trending
Thu, Sep 24, 2026+0+00Not trending
Fri, Sep 25, 2026+0+00Not trending
Sat, Sep 26, 2026+0+00Not trending
Sun, Sep 27, 2026+0+00Not trending
Mon, Sep 28, 2026+0+00Not trending
Tue, Sep 29, 2026+0+00Not trending
Wed, Sep 30, 2026+0+00Not trending
Thu, Oct 1, 2026+0+00Not trending
Fri, Oct 2, 2026+0+00Not trending
Sat, Oct 3, 2026+0+00Not trending
Sun, Oct 4, 2026+0+00Not trending
Mon, Oct 5, 2026+0+00Not trending
Tue, Oct 6, 2026+0+00Not trending
Wed, Oct 7, 2026+0+00Not trending
Thu, Oct 8, 2026+1+00#20
Fri, Oct 9, 2026+1+00#10
Sat, Oct 10, 2026+0+00Not trending
Sun, Oct 11, 2026+0+00Not trending
Mon, Oct 12, 2026+0+00Not trending
Tue, Oct 13, 2026+0+00Not trending
Wed, Oct 14, 2026+0+00Not trending
Thu, Oct 15, 2026+0+00Not trending
Fri, Oct 16, 2026+0+00Not trending
Sat, Oct 17, 2026+0+00Not trending
Sun, Oct 18, 2026+0+00Not trending
Mon, Oct 19, 2026+0+00Not trending
Total+4+10
  • 1#1 on the list
  • 7Rank that day
  • Not trending

Achievements

Trendshift snapshots GitHub's daily Trending list and runs its own trending list

Trendshift Trending

FPGADude/Digital-Design has trended on Trendshift's daily list

Daily

First achieved on 15th, Aug 2026 for Verilog

#7 Verilog Repository Of The Day

First achieved on 15th, Aug 2026 for Verilog

#7 Verilog Repository Of The Day

You might also like

Repositories close to FPGADude/Digital-Design
FeaturedAdvertise to 180K+ monthly visitors
AxiomCode

Give Al Agents a Deeper Understanding of Your Codebase with a Code Graph

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

Busbar

Control what AI can do before it acts

yuri-panchul/basics-graphics-music

SystemVerilog

FPGA exercise for beginners

202112

hdl/awesome

Shell

A curated list of awesome resources for HDL design and verification

17924

analogdevicesinc/hdl

Tcl

HDL libraries and projects

2k1.6k

hdl-modules/hdl-modules

VHDL

A collection of reusable, high-quality, peer-reviewed VHDL building blocks.

22040

BrunoLevy/learn-fpga

C++

Learning FPGA, yosys, nextpnr, and RISC-V

3.7k351

slaclab/surf

VHDL

A huge VHDL library for FPGA and digital ASIC development

480102

Digilent/digilent-xdc

Tcl

A collection of Master XDC files for Digilent FPGA and Zynq boards.

719580

litex-hub/fpga_101

Python

FPGA 101 lessons/labs

43365

ARC-Lab-UF/sv-tutorial

SystemVerilog

SystemVerilog Tutorial

24342