Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats
Bifrost
Bifrost
Busbar
Busbar

mole99/greyhound-ihp

Greyhound on IHP SG13G2 0.13 μm BiCMOS process

Visit GitHub
SystemVerilog
112
9
1 contributors
Apache License 2.0
AchievementsView all →
FeaturedAdvertise to 180K+ monthly visitors
Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

Busbar

Control what AI can do before it acts

Momentum

How fast mole99/greyhound-ihp is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Aug 24 – Oct 21, 2026

Stars +5 in 59 days

01
1

Forks +0 in 59 days

01

Merged PRs 1 in 59 days

01
1

Trendshift Trendingwhere the repository ranked each day it made the top 25

Top 25 in SystemVerilog

20

Top 25 in Verilog

21221287
Aug 24Sep 1Sep 9Sep 17Sep 25Oct 3Oct 11Oct 19
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRsSystemVerilogVerilog
Mon, Aug 24, 2026+0+00Not trendingNot trending
Tue, Aug 25, 2026+0+01Not trending#21
Wed, Aug 26, 2026+0+00Not trendingNot trending
Thu, Aug 27, 2026+0+00Not trendingNot trending
Fri, Aug 28, 2026+0+00Not trendingNot trending
Sat, Aug 29, 2026+0+00Not trendingNot trending
Sun, Aug 30, 2026+0+00Not trendingNot trending
Mon, Aug 31, 2026+0+00Not trending#22
Tue, Sep 1, 2026+0+00Not trendingNot trending
Wed, Sep 2, 2026+0+00Not trendingNot trending
Thu, Sep 3, 2026+0+00Not trendingNot trending
Fri, Sep 4, 2026+0+00Not trendingNot trending
Sat, Sep 5, 2026+0+00Not trendingNot trending
Sun, Sep 6, 2026+0+00Not trendingNot trending
Mon, Sep 7, 2026+1+00Not trending#12
Tue, Sep 8, 2026+0+00Not trendingNot trending
Wed, Sep 9, 2026+1+00Not trending#8
Thu, Sep 10, 2026+0+00Not trendingNot trending
Fri, Sep 11, 2026+0+00Not trendingNot trending
Sat, Sep 12, 2026+0+00Not trendingNot trending
Sun, Sep 13, 2026+1+00Not trending#7
Mon, Sep 14, 2026+0+00Not trendingNot trending
Tue, Sep 15, 2026+0+00Not trendingNot trending
Wed, Sep 16, 2026+0+00Not trendingNot trending
Thu, Sep 17, 2026+0+00Not trendingNot trending
Fri, Sep 18, 2026+0+00Not trendingNot trending
Sat, Sep 19, 2026+0+00Not trendingNot trending
Sun, Sep 20, 2026+0+00Not trendingNot trending
Mon, Sep 21, 2026+0+00Not trendingNot trending
Tue, Sep 22, 2026+0+00Not trendingNot trending
Wed, Sep 23, 2026+0+00Not trendingNot trending
Thu, Sep 24, 2026+0+00Not trendingNot trending
Fri, Sep 25, 2026+0+00Not trendingNot trending
Sat, Sep 26, 2026+0+00Not trendingNot trending
Sun, Sep 27, 2026+0+00Not trendingNot trending
Mon, Sep 28, 2026+0+00Not trendingNot trending
Tue, Sep 29, 2026+0+00Not trendingNot trending
Wed, Sep 30, 2026+0+00Not trendingNot trending
Thu, Oct 1, 2026+0+00Not trendingNot trending
Fri, Oct 2, 2026+0+00Not trendingNot trending
Sat, Oct 3, 2026+0+00Not trendingNot trending
Sun, Oct 4, 2026+0+00Not trendingNot trending
Mon, Oct 5, 2026+0+00Not trendingNot trending
Tue, Oct 6, 2026+0+00Not trendingNot trending
Wed, Oct 7, 2026+0+00Not trendingNot trending
Thu, Oct 8, 2026+0+00Not trendingNot trending
Fri, Oct 9, 2026+0+00Not trendingNot trending
Sat, Oct 10, 2026+0+00Not trendingNot trending
Sun, Oct 11, 2026+0+00Not trendingNot trending
Mon, Oct 12, 2026+1+00#20Not trending
Tue, Oct 13, 2026+0+00Not trendingNot trending
Wed, Oct 14, 2026+0+00Not trendingNot trending
Thu, Oct 15, 2026+0+00Not trendingNot trending
Fri, Oct 16, 2026+0+00Not trendingNot trending
Sat, Oct 17, 2026+0+00Not trendingNot trending
Sun, Oct 18, 2026+0+00Not trendingNot trending
Mon, Oct 19, 2026+1+00Not trendingNot trending
Tue, Oct 20, 2026+0+00Not trendingNot trending
Wed, Oct 21, 2026+0+00Not trendingNot trending
Total+5+01
  • 1#1 on the list
  • 7Rank that day
  • Not trending
  • Achievements

    Trendshift snapshots GitHub's daily Trending list and runs its own trending list

    Trendshift Trending

    mole99/greyhound-ihp has trended on Trendshift's daily and weekly list

    Daily

    First achieved on 13th, Sep 2026 for Verilog

    #7 Verilog Repository Of The Day

    First achieved on 12th, Oct 2026 for SystemVerilog

    #20 SystemVerilog Repository Of The Day

    Weekly

    First achieved in Week 37, 2026 for Verilog

    #14 Verilog Repository Of The Week

    First achieved on 13th, Sep 2026 for Verilog

    #7 Verilog Repository Of The Day

    First achieved on 12th, Oct 2026 for SystemVerilog

    #20 SystemVerilog Repository Of The Day

    First achieved in Week 37, 2026 for Verilog

    #14 Verilog Repository Of The Week

    You might also like

    Repositories close to mole99/greyhound-ihp
    FeaturedAdvertise to 180K+ monthly visitors
    Busbar

    Control what AI can do before it acts

    Bifrost

    Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

    aesc-silicon/ElemRV

    Scala

    ElemRV - End-to-end Open-Source RISC-V Microcontroller

    15014

    darklife/darkriscv

    Verilog

    opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

    2.6k326

    stnolting/neorv32

    VHDL

    🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

    2.3k393

    ucb-bar/chipyard

    Scala

    An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

    2.4k858

    lowRISC/ibex

    SystemVerilog

    Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)

    2.1k720

    SpinalHDL/VexRiscv

    Assembly

    A FPGA friendly 32 bit RISC-V CPU implementation

    3.3k507

    x-heep/x-heep

    C

    eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V

    308149

    IObundle/iob-soc

    Makefile

    RISC-V System on Chip Template

    16289

    openhwfoundation/cv32e40p

    SystemVerilog

    CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

    1.3k493