Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

SignalAdvertise
DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats
Bifrost
Bifrost
Busbar
Busbar
Websitebench
Websitebench
Omnigraph
Omnigraph

CTSRD-CHERI/sail-cheri-riscv

CHERI-RISC-V model written in Sail

Visit GitHub
Isabelle
70
24
18 contributors
Custom license
website
AchievementsView all →
FeaturedAdvertise to 180K+ monthly visitors
Bifrost

Fastest Enterprise AI Gateway for Routing, Governing, and Securing all your AI Traffic

Busbar

Control what AI can do before it acts

Websitebench

Can AI agents reverse-engineer real websites?

Omnigraph

Versioned graph database on object storage. Git-style workflows and multimodal retrieval

Momentum

How fast CTSRD-CHERI/sail-cheri-riscv is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Nov 10 – Nov 15, 2026

Stars +1 in 6 days

01
1

Forks +0 in 6 days

01

Merged PRs 0 in 6 days

01

Trendshift Trendingwhere the repository ranked each day it made the top 25

Top 25 in Isabelle

1
Nov 10Nov 11Nov 12Nov 13Nov 14Nov 15
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRsIsabelle
Tue, Nov 10, 2026+1+00#1
Wed, Nov 11, 2026+0+00Not trending
Thu, Nov 12, 2026+0+00Not trending
Fri, Nov 13, 2026+0+00Not trending
Sat, Nov 14, 2026+0+00Not trending
Sun, Nov 15, 2026+0+00Not trending
Total+1+00
  • 1#1 on the list
  • 7Rank that day
  • Not trending

Achievements

Trendshift snapshots GitHub's daily Trending list and runs its own trending list

Trendshift Trending

CTSRD-CHERI/sail-cheri-riscv has trended on Trendshift's daily, weekly and monthly list

Daily

    • First achieved on 10th, Nov 2026 for Isabelle

    #1 Isabelle Repository Of The Day

    Weekly

    First achieved in Week 35, 2026 for Isabelle

    #6 Isabelle Repository Of The Week

    Monthly

    First achieved in August 2026 for Isabelle

    #6 Isabelle Repository Of The Month

    First achieved on 10th, Nov 2026 for Isabelle

    #1 Isabelle Repository Of The Day

    First achieved in Week 35, 2026 for Isabelle

    #6 Isabelle Repository Of The Week

    First achieved in August 2026 for Isabelle

    #6 Isabelle Repository Of The Month

    You might also like

    Repositories close to CTSRD-CHERI/sail-cheri-riscv
    FeaturedAdvertise to 180K+ monthly visitors
    Websitebench

    Can AI agents reverse-engineer real websites?

    Busbar

    Control what AI can do before it acts

    Omnigraph

    Versioned graph database on object storage. Git-style workflows and multimodal retrieval

    Bifrost

    Fastest Enterprise AI Gateway for Routing, Governing, and Securing all your AI Traffic

    CTSRD-CHERI/cheribuild

    Python

    Easily build and run CHERI related projects

    9763

    riscv/sail-riscv

    Sail

    Sail RISC-V model

    810280

    CTSRD-CHERI/cheribsd

    C

    FreeBSD adapted for CHERI-RISC-V and Arm Morello.

    22784

    riscv/riscv-cheri

    Python

    This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protection and scalable compartmentalization.

    12553

    ics-jku/riscv-vp-plusplus

    C++

    RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute for Complex Systems, Johannes Kepler University, Linz.

    6119

    pulp-platform/cheshire

    Verilog

    A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

    388124

    libriscv/libriscv

    C++

    The fastest RVA23 RISC-V sandbox

    1.1k92

    lowRISC/mocha

    SystemVerilog

    CHERI-enabled secure enclave that can be integrated as a subsytem on a system on chip.

    4522

    rems-project/sail-arm

    Isabelle

    Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model

    9929