Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats
Busbar
Busbar
Bifrost
Bifrost
AxiomCode
AxiomCode

FeSens/auto-arch-tournament

#AI agent#AI coding assistant
Visit GitHub
SystemVerilog
195
12
2 contributors
Apache License 2.0
AchievementsView all →
FeaturedAdvertise to 180K+ monthly visitors
Busbar

Control what AI can do before it acts

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

AxiomCode

Give Al Agents a Deeper Understanding of Your Codebase with a Code Graph

Momentum

How fast FeSens/auto-arch-tournament is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Sep 11 – Oct 19, 2026

Stars +57 in 39 days

051015
15

Forks +4 in 39 days

01
1

Merged PRs 0 in 39 days

01

Trendshift Trendingwhere the repository ranked each day it made the top 25

Top 25 in SystemVerilog

62091617

Top 25 in VHDL

7211147496211112
Sep 11Sep 16Sep 21Sep 26Oct 1Oct 6Oct 11Oct 16
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRsSystemVerilogVHDL
Fri, Sep 11, 2026+0+00Not trendingNot trending
Sat, Sep 12, 2026+0+00Not trendingNot trending
Sun, Sep 13, 2026+0+00Not trendingNot trending
Mon, Sep 14, 2026+0+00Not trendingNot trending
Tue, Sep 15, 2026+0+00Not trendingNot trending
Wed, Sep 16, 2026+0+00Not trendingNot trending
Thu, Sep 17, 2026+0+00Not trending#7
Fri, Sep 18, 2026+0+00Not trendingNot trending
Sat, Sep 19, 2026+0+00Not trendingNot trending
Sun, Sep 20, 2026+0+00Not trendingNot trending
Mon, Sep 21, 2026+1+00Not trending#2
Tue, Sep 22, 2026+0+00Not trendingNot trending
Wed, Sep 23, 2026+0+00Not trending#11
Thu, Sep 24, 2026+0+00Not trendingNot trending
Fri, Sep 25, 2026+0+00Not trendingNot trending
Sat, Sep 26, 2026+0+00Not trendingNot trending
Sun, Sep 27, 2026+6+00Not trending#1
Mon, Sep 28, 2026+2+00Not trending#4
Tue, Sep 29, 2026+0+10Not trending#7
Wed, Sep 30, 2026+1+00Not trending#4
Thu, Oct 1, 2026+0+00Not trendingNot trending
Fri, Oct 2, 2026+0+00Not trendingNot trending
Sat, Oct 3, 2026+0+00Not trendingNot trending
Sun, Oct 4, 2026+1+00Not trending#9
Mon, Oct 5, 2026+1+00Not trending#6
Tue, Oct 6, 2026+5+00Not trending#2
Wed, Oct 7, 2026+15+00Not trending#1
Thu, Oct 8, 2026+5+10Not trending#1
Fri, Oct 9, 2026+4+00Not trending#1
Sat, Oct 10, 2026+0+00Not trendingNot trending
Sun, Oct 11, 2026+1+10Not trending#12
Mon, Oct 12, 2026+4+00#6Not trending
Tue, Oct 13, 2026+2+00#20Not trending
Wed, Oct 14, 2026+3+10#9Not trending
Thu, Oct 15, 2026+1+00#16Not trending
Fri, Oct 16, 2026+1+00#17Not trending
Sat, Oct 17, 2026+1+00Not trendingNot trending
Sun, Oct 18, 2026+3+00Not trendingNot trending
Mon, Oct 19, 2026+0+00Not trendingNot trending
Total+57+40
  • 1#1 on the list
  • 7Rank that day
  • Not trending
  • Achievements

    Trendshift snapshots GitHub's daily Trending list and runs its own trending list

    Trendshift Trending

    FeSens/auto-arch-tournament has trended on Trendshift's daily and weekly list

    Daily

    First achieved on 27th, Sep 2026 for VHDL

    #1 VHDL Repository Of The Day

    First achieved on 12th, Oct 2026 for SystemVerilog

    #6 SystemVerilog Repository Of The Day

    Weekly

    First achieved in Week 39, 2026 for VHDL

    #2 VHDL Repository Of The Week

    First achieved in Week 42, 2026 for SystemVerilog

    #7 SystemVerilog Repository Of The Week

    First achieved on 27th, Sep 2026 for VHDL

    #1 VHDL Repository Of The Day

    First achieved on 12th, Oct 2026 for SystemVerilog

    #6 SystemVerilog Repository Of The Day

    First achieved in Week 39, 2026 for VHDL

    #2 VHDL Repository Of The Week

    First achieved in Week 42, 2026 for SystemVerilog

    #7 SystemVerilog Repository Of The Week

    You might also like

    Repositories close to FeSens/auto-arch-tournament
    FeaturedAdvertise to 180K+ monthly visitors
    Busbar

    Control what AI can do before it acts

    Bifrost

    Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

    AxiomCode

    Give Al Agents a Deeper Understanding of Your Codebase with a Code Graph

    davebcn87/pi-autoresearch

    TypeScript

    Autonomous experiment loop extension for pi

    8.2k490

    Shinei-Nouzen-Arch/FPGA-Agent

    ReScript
    18021

    bespoke-silicon-group/bsg_manycore

    SystemVerilog

    Tile based architecture designed for computing efficiency, scalability and generality

    30377

    RUC-NLPIR/Arbor

    Python

    A generalist autonomous research agent — runs experiments, researches, and iteratively optimizes, autonomously.

    1.1k137

    google-research/circuit_training

    Python
    1.7k273

    stevehoover/warp-v

    TL-Verilog

    WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.

    25760

    BytedTsinghua-SIA/CUDA-Agent

    Python

    CUDA Agent: Large-Scale Agentic RL for High-Performance CUDA Kernel Generation

    1.3k137

    evo-hq/evo

    Python

    turns your codebase into an autoresearch loop — discovers what to measure, instruments the benchmark, then runs tree search with parallel subagents.

    1.5k122

    tsinghua-fib-lab/AutoSOTA

    Python
    69649