Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

SignalAdvertise
DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats

Bifrost
Bifrost

simtenHQ/simten

TypeScript HDL - design, simulate, and synthesize digital circuits with a unified toolchain.

Visit GitHub
TypeScript
33
1
3 contributors
Apache License 2.0
website
FeaturedAdvertise to 180K+ monthly visitors
Bifrost

Fastest Enterprise AI Gateway for Routing, Governing, and Securing all your AI Traffic

Momentum

How fast simtenHQ/simten is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Sep 7 – Nov 5, 2026

Stars +24 in 60 days

0246
5

Forks +1 in 60 days

01
1

Merged PRs 133 in 60 days

0102030
21

Trendshift Trendingwhere the repository ranked each day it made the top 25

Not in the Trendshift top 25 in this period

Sep 7Sep 15Sep 23Oct 1Oct 9Oct 17Oct 25Nov 2
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRs
Mon, Sep 7, 2026+3+00
Tue, Sep 8, 2026+3+02
Wed, Sep 9, 2026+0+00
Thu, Sep 10, 2026+1+00
Fri, Sep 11, 2026+0+00
Sat, Sep 12, 2026+0+00
Sun, Sep 13, 2026+0+00
Mon, Sep 14, 2026+0+00
Tue, Sep 15, 2026+0+00
Wed, Sep 16, 2026+1+00
Thu, Sep 17, 2026+1+02
Fri, Sep 18, 2026+0+00
Sat, Sep 19, 2026+0+00
Sun, Sep 20, 2026+0+00
Mon, Sep 21, 2026+0+01
Tue, Sep 22, 2026+0+01
Wed, Sep 23, 2026+0+05
Thu, Sep 24, 2026+0+05
Fri, Sep 25, 2026+0+00
Sat, Sep 26, 2026+0+00
Sun, Sep 27, 2026+0+00
Mon, Sep 28, 2026+0+00
Tue, Sep 29, 2026+0+03
Wed, Sep 30, 2026+0+02
Thu, Oct 1, 2026+1+01
Fri, Oct 2, 2026+0+00
Sat, Oct 3, 2026+0+00
Sun, Oct 4, 2026+0+00
Mon, Oct 5, 2026+0+00
Tue, Oct 6, 2026+0+01
Wed, Oct 7, 2026+0+00
Thu, Oct 8, 2026+0+00
Fri, Oct 9, 2026+0+00
Sat, Oct 10, 2026+0+00
Sun, Oct 11, 2026+0+00
Mon, Oct 12, 2026+0+00
Tue, Oct 13, 2026+0+06
Wed, Oct 14, 2026+0+00
Thu, Oct 15, 2026+0+00
Fri, Oct 16, 2026+0+00
Sat, Oct 17, 2026+0+00
Sun, Oct 18, 2026+0+00
Mon, Oct 19, 2026+0+07
Tue, Oct 20, 2026+0+03
Wed, Oct 21, 2026+0+00
Thu, Oct 22, 2026+5+05
Fri, Oct 23, 2026+1+05
Sat, Oct 24, 2026+1+00
Sun, Oct 25, 2026+0+015
Mon, Oct 26, 2026+5+09
Tue, Oct 27, 2026+0+021
Wed, Oct 28, 2026+1+17
Thu, Oct 29, 2026+0+07
Fri, Oct 30, 2026+0+06
Sat, Oct 31, 2026+0+00
Sun, Nov 1, 2026+0+04
Mon, Nov 2, 2026+0+014
Tue, Nov 3, 2026+1+01
Wed, Nov 4, 2026+0+00
Thu, Nov 5, 2026+0+00
Total+24+1133
  • 1#1 on the list
  • 7Rank that day
  • Not trending

Social mentions

Recent discussions about this repository across the web
  1. Sep 21 post
    • Typescript-based homage to Turing Complete

      Read full on Reddit

      r/TuringComplete

  2. 3 months earlier
  3. Jun 151 post
    • Snake on a ULX3S over HDMI, written in TypeScript: runs in the browser, exports Verilog

      Read full on Reddit

      r/FPGA

  4. Jun 121 post
    • Nice! Simten is a new TypeScript HDL with real-time circuit flow visualization. Clean IR, RISC-V cross-compiler (rv32i), Verilog, and even a React Flow node UI with code editor. Here is the snake…

      Read full on X, posted by @pixelsort

      @pixelsort · x.com

You might also like

Repositories close to simtenHQ/simten
FeaturedAdvertise to 180K+ monthly visitors
Bifrost

Fastest Enterprise AI Gateway for Routing, Governing, and Securing all your AI Traffic

hneemann/Digital

Java

A digital logic designer and circuit simulator.

6.1k629

codejunkie99/Gateflow-Plugin

Python

AI-powered SystemVerilog development assistant — design, verify, debug, and deliver working RTL with natural language.

11916

De-Rossi-Consulting/logisim.app

Java

Classic logisim ported to the browser. Design and simulate digital circuits online. Powered by WebAssembly and CheerpJ

9717

FPGAwars/icestudio

JavaScript

❄️ Visual editor for open FPGA boards

1.9k269

logisim-evolution/logisim-evolution

Java

Digital logic design tool and simulator

7.9k1k

asifali411/OpenSignal

TypeScript

A Desktop logical circuit simulator Application and Website built with Tauri.

561

tscircuit/tscircuit

TypeScript

Create real electronics with Typescript and React

2.9k365

Eriemon/verilog-generator

Python

Agent skill for Verilog-2001 RTL generation and FPGA design workflows.

32725

cachanova/synth-explorer

TypeScript

Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively

461