Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats
Busbar
Busbar
Bifrost
Bifrost

Eriemon/verilog-generator

Agent skill for Verilog-2001 RTL generation and FPGA design workflows.

#AI skills
Visit GitHub
Python
318
23
1 contributors
Apache License 2.0
FeaturedAdvertise to 180K+ monthly visitors
Busbar

Control what AI can do before it acts

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

Momentum

How fast Eriemon/verilog-generator is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Aug 20 – Oct 18, 2026

Stars +96 in 60 days

0246
6

Forks +12 in 60 days

0123
3

Merged PRs 0 in 60 days

01

Trendshift Trendingwhere the repository ranked each day it made the top 25

Not in the Trendshift top 25 in this period

Aug 20Aug 28Sep 5Sep 13Sep 21Sep 29Oct 7Oct 15
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRs
Thu, Aug 20, 2026+1+00
Fri, Aug 21, 2026+5+00
Sat, Aug 22, 2026+2+00
Sun, Aug 23, 2026+0+00
Mon, Aug 24, 2026+3+10
Tue, Aug 25, 2026+4+00
Wed, Aug 26, 2026+4+00
Thu, Aug 27, 2026+6+30
Fri, Aug 28, 2026+2+00
Sat, Aug 29, 2026+0+00
Sun, Aug 30, 2026+2+00
Mon, Aug 31, 2026+3+00
Tue, Sep 1, 2026+3+10
Wed, Sep 2, 2026+4+00
Thu, Sep 3, 2026+2+00
Fri, Sep 4, 2026+2+00
Sat, Sep 5, 2026+0+00
Sun, Sep 6, 2026+3+00
Mon, Sep 7, 2026+0+10
Tue, Sep 8, 2026+2+00
Wed, Sep 9, 2026+0+00
Thu, Sep 10, 2026+2+00
Fri, Sep 11, 2026+5+10
Sat, Sep 12, 2026+0+00
Sun, Sep 13, 2026+3+00
Mon, Sep 14, 2026+2+00
Tue, Sep 15, 2026+0+00
Wed, Sep 16, 2026+2+00
Thu, Sep 17, 2026+1+00
Fri, Sep 18, 2026+3+00
Sat, Sep 19, 2026+3+00
Sun, Sep 20, 2026+1+00
Mon, Sep 21, 2026+1+00
Tue, Sep 22, 2026+3+00
Wed, Sep 23, 2026+3+00
Thu, Sep 24, 2026+0+10
Fri, Sep 25, 2026+0+10
Sat, Sep 26, 2026+0+10
Sun, Sep 27, 2026+1+00
Mon, Sep 28, 2026+3+00
Tue, Sep 29, 2026+2+10
Wed, Sep 30, 2026+1+00
Thu, Oct 1, 2026+1+00
Fri, Oct 2, 2026+0+00
Sat, Oct 3, 2026+0+00
Sun, Oct 4, 2026+1+00
Mon, Oct 5, 2026+0+00
Tue, Oct 6, 2026+0+00
Wed, Oct 7, 2026+0+00
Thu, Oct 8, 2026+2+00
Fri, Oct 9, 2026+3+10
Sat, Oct 10, 2026+1+00
Sun, Oct 11, 2026+1+00
Mon, Oct 12, 2026+0+00
Tue, Oct 13, 2026+0+00
Wed, Oct 14, 2026+1+00
Thu, Oct 15, 2026+0+00
Fri, Oct 16, 2026+1+00
Sat, Oct 17, 2026+1+00
Sun, Oct 18, 2026+0+00
Total+96+120
  • 1#1 on the list
  • 7Rank that day
  • Not trending

You might also like

Repositories close to Eriemon/verilog-generator
FeaturedAdvertise to 180K+ monthly visitors
Busbar

Control what AI can do before it acts

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

Arcadia-1/virtuoso-bridge-lite

Python

Bridge between LLM-Agent and Cadence Virtuoso. A new infrastructure for Agentic Analog and Mixed-Signal Design.

896189

jeremiah-c-leary/vhdl-style-guide

Python

Style guide enforcement for VHDL

25564

Digital-EDA/Digital-IDE

Verilog

All in one vscode plugin for HDL development

1.2k71

aklofas/kicad-happy

Python

AI coding agent skills for KiCad electronics design. Works with Claude Code and OpenAI Codex. Analyze schematics, review PCB layouts, EMC pre-compliance, SPICE simulation, download datasheets, source components, and prep boards for fabrication.

1.4k132

atopile/atopile

Python

Design circuit boards with code! ✨ Get software-like design reuse 🚀, validation, version control and collaboration in hardware; starting with electronics ⚡️

4k251

bespoke-silicon-group/basejump_stl

SystemVerilog

BaseJump STL: A Standard Template Library for SystemVerilog

691118

rggen/rggen

Ruby

Code generation tool for control and status registers

47156

verilog-to-routing/vtr-verilog-to-routing

C++

Verilog to Routing -- Open Source CAD Flow for FPGA Research

1.3k425

intel/systemc-compiler

C++

This tool translates synthesizable SystemC code to synthesizable SystemVerilog.

32047