Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats

ClawBench
ClawBench
Bifrost
Bifrost

esnet/esnet-smartnic-hw

ESnet SmartNIC hardware design repository.

Visit GitHub
SystemVerilog
68
5
6 contributors
Custom license
AchievementsView all →
FeaturedAdvertise to 180K+ monthly visitors
ClawBench

a benchmark for personal agents

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

Momentum

How fast esnet/esnet-smartnic-hw is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Sep 23 – Oct 24, 2026

Stars +1 in 32 days

01
1

Forks +0 in 32 days

01

Merged PRs 0 in 32 days

01

Trendshift Trendingwhere the repository ranked each day it made the top 25

Top 25 in SystemVerilog

9
Sep 23Sep 27Oct 1Oct 5Oct 9Oct 13Oct 17Oct 21
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRsSystemVerilog
Wed, Sep 23, 2026+1+00#9
Thu, Sep 24, 2026+0+00Not trending
Fri, Sep 25, 2026+0+00Not trending
Sat, Sep 26, 2026+0+00Not trending
Sun, Sep 27, 2026+0+00Not trending
Mon, Sep 28, 2026+0+00Not trending
Tue, Sep 29, 2026+0+00Not trending
Wed, Sep 30, 2026+0+00Not trending
Thu, Oct 1, 2026+0+00Not trending
Fri, Oct 2, 2026+0+00Not trending
Sat, Oct 3, 2026+0+00Not trending
Sun, Oct 4, 2026+0+00Not trending
Mon, Oct 5, 2026+0+00Not trending
Tue, Oct 6, 2026+0+00Not trending
Wed, Oct 7, 2026+0+00Not trending
Thu, Oct 8, 2026+0+00Not trending
Fri, Oct 9, 2026+0+00Not trending
Sat, Oct 10, 2026+0+00Not trending
Sun, Oct 11, 2026+0+00Not trending
Mon, Oct 12, 2026+0+00Not trending
Tue, Oct 13, 2026+0+00Not trending
Wed, Oct 14, 2026+0+00Not trending
Thu, Oct 15, 2026+0+00Not trending
Fri, Oct 16, 2026+0+00Not trending
Sat, Oct 17, 2026+0+00Not trending
Sun, Oct 18, 2026+0+00Not trending
Mon, Oct 19, 2026+0+00Not trending
Tue, Oct 20, 2026+0+00Not trending
Wed, Oct 21, 2026+0+00Not trending
Thu, Oct 22, 2026+0+00Not trending
Fri, Oct 23, 2026+0+00Not trending
Sat, Oct 24, 2026+0+00Not trending
Total+1+00
  • 1#1 on the list
  • 7Rank that day
  • Not trending

Achievements

Trendshift snapshots GitHub's daily Trending list and runs its own trending list

Trendshift Trending

esnet/esnet-smartnic-hw has trended on Trendshift's daily list

Daily

First achieved on 23rd, Sep 2026 for SystemVerilog

#9 SystemVerilog Repository Of The Day

First achieved on 23rd, Sep 2026 for SystemVerilog

#9 SystemVerilog Repository Of The Day

You might also like

Repositories close to esnet/esnet-smartnic-hw
FeaturedAdvertise to 180K+ monthly visitors
Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

ClawBench

a benchmark for personal agents

tow3rs/catapult-v3-smartnic-re

VHDL

Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)

21840

CESNET/ndk-fpga

VHDL

Network Development Kit (NDK) for FPGA cards with example application

9917

asterfusion/Helium_DPU

C

Helium DPU, ET3000, ET3600, ET2500, ET1600

5616

fpganinja/taxi

SystemVerilog

AXI, AXI stream, Ethernet, and PCIe components in System Verilog

987151

open-rdma/open-rdma

Get Started From Here. The main repo for the whole open-rdma project. Including introduction, hands-on guide, new events and many other things.

38654

enjoy-digital/liteeth

Python

Small footprint and configurable Ethernet core

309112

fpgadeveloper/ethernet-fmc-axi-eth

Tcl

Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks

7636

aws/aws-fpga

SystemVerilog

Official repository of the AWS EC2 FPGA Hardware and Software Development Kit

1.7k528

fpgadeveloper/ethernet-fmc-zynq-gem

Tcl

Example design for the Ethernet FMC using the hard GEMs of the Zynq

6351