Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats

ClawBench
ClawBench
Bifrost
Bifrost

oddball/ipxact2systemverilog

Translates IPXACT XML to synthesizable VHDL or SystemVerilog

Visit GitHub
Python
64
19
8 contributors
GNU General Public License v2.0
FeaturedAdvertise to 180K+ monthly visitors
ClawBench

a benchmark for personal agents

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

Momentum

How fast oddball/ipxact2systemverilog is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Oct 6 – Oct 24, 2026

Stars +0 in 19 days

01

Forks +0 in 19 days

01

Merged PRs 3 in 19 days

0123
3

Trendshift Trendingwhere the repository ranked each day it made the top 25

Not in the Trendshift top 25 in this period

Oct 6Oct 9Oct 12Oct 15Oct 18Oct 21Oct 24
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRs
Tue, Oct 6, 2026+0+00
Wed, Oct 7, 2026+0+03
Thu, Oct 8, 2026+0+00
Fri, Oct 9, 2026+0+00
Sat, Oct 10, 2026+0+00
Sun, Oct 11, 2026+0+00
Mon, Oct 12, 2026+0+00
Tue, Oct 13, 2026+0+00
Wed, Oct 14, 2026+0+00
Thu, Oct 15, 2026+0+00
Fri, Oct 16, 2026+0+00
Sat, Oct 17, 2026+0+00
Sun, Oct 18, 2026+0+00
Mon, Oct 19, 2026+0+00
Tue, Oct 20, 2026+0+00
Wed, Oct 21, 2026+0+00
Thu, Oct 22, 2026+0+00
Fri, Oct 23, 2026+0+00
Sat, Oct 24, 2026+0+00
Total+0+03
  • 1#1 on the list
  • 7Rank that day
  • Not trending

You might also like

Repositories close to oddball/ipxact2systemverilog
FeaturedAdvertise to 180K+ monthly visitors
Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

ClawBench

a benchmark for personal agents

rggen/rggen

Ruby

Code generation tool for control and status registers

47156

SystemRDL/PeakRDL

Python

Control and status register code generator toolchain

22349

Eriemon/verilog-generator

Python

Agent skill for Verilog-2001 RTL generation and FPGA design workflows.

32124

codejunkie99/Gateflow-Plugin

Python

AI-powered SystemVerilog development assistant — design, verify, debug, and deliver working RTL with natural language.

11916

sifive/duh

JavaScript

👾 Design ∪ Hardware

795

arch-hdl-lang/arch-com

Rust

ARCH hardware description language and compiler

797

hdl-registers/hdl-registers

Python

An open-source HDL register code generator fast enough to run in real time.

9217

SystemRDL/systemrdl-compiler

C++

SystemRDL 2.0 language compiler front-end

28880

babyworm/rtl-agent-team

Python

RTL agent team; Harness for Agentic hardware design and verificiation.

6116