Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats
Busbar
Busbar
Bifrost
Bifrost

Obijuan/RISC-V-FPGA

RISC-V CPU for OpenFPGAs, in Icestudio

Visit GitHub
Assembly
108
15
2 contributors
GNU General Public License v3.0
FeaturedAdvertise to 180K+ monthly visitors
Busbar

Control what AI can do before it acts

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

Momentum

How fast Obijuan/RISC-V-FPGA is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Sep 11 – Oct 21, 2026

Stars +2 in 41 days

01
1

Forks +0 in 41 days

01

Merged PRs 0 in 41 days

01

Trendshift Trendingwhere the repository ranked each day it made the top 25

Not in the Trendshift top 25 in this period

Sep 11Sep 17Sep 23Sep 29Oct 5Oct 11Oct 17
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRs
Fri, Sep 11, 2026+1+00
Sat, Sep 12, 2026+0+00
Sun, Sep 13, 2026+0+00
Mon, Sep 14, 2026+0+00
Tue, Sep 15, 2026+0+00
Wed, Sep 16, 2026+0+00
Thu, Sep 17, 2026+0+00
Fri, Sep 18, 2026+0+00
Sat, Sep 19, 2026+0+00
Sun, Sep 20, 2026+0+00
Mon, Sep 21, 2026+1+00
Tue, Sep 22, 2026+0+00
Wed, Sep 23, 2026+0+00
Thu, Sep 24, 2026+0+00
Fri, Sep 25, 2026+0+00
Sat, Sep 26, 2026+0+00
Sun, Sep 27, 2026+0+00
Mon, Sep 28, 2026+0+00
Tue, Sep 29, 2026+0+00
Wed, Sep 30, 2026+0+00
Thu, Oct 1, 2026+0+00
Fri, Oct 2, 2026+0+00
Sat, Oct 3, 2026+0+00
Sun, Oct 4, 2026+0+00
Mon, Oct 5, 2026+0+00
Tue, Oct 6, 2026+0+00
Wed, Oct 7, 2026+0+00
Thu, Oct 8, 2026+0+00
Fri, Oct 9, 2026+0+00
Sat, Oct 10, 2026+0+00
Sun, Oct 11, 2026+0+00
Mon, Oct 12, 2026+0+00
Tue, Oct 13, 2026+0+00
Wed, Oct 14, 2026+0+00
Thu, Oct 15, 2026+0+00
Fri, Oct 16, 2026+0+00
Sat, Oct 17, 2026+0+00
Sun, Oct 18, 2026+0+00
Mon, Oct 19, 2026+0+00
Tue, Oct 20, 2026+0+00
Wed, Oct 21, 2026+0+00
Total+2+00
  • 1#1 on the list
  • 7Rank that day
  • Not trending

Social mentions

Recent discussions about this repository across the web
  1. Aug 51 post

    • Currently exploring this repo to run a RISC-V processor on the Soan Papdi FPGA using iCE Studio.

      Read full on X, posted by @AshokTinkering

      @AshokTinkering · x.com

You might also like

Repositories close to Obijuan/RISC-V-FPGA
FeaturedAdvertise to 180K+ monthly visitors
Busbar

Control what AI can do before it acts

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

darklife/darkriscv

Verilog

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

2.6k326

SpinalHDL/VexRiscv

Assembly

A FPGA friendly 32 bit RISC-V CPU implementation

3.3k507

iammituraj/pequeno_riscv

SystemVerilog

Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.

16115

carlosedp/chiselv

Scala

A RISC-V Core (RV32I) written in Chisel HDL

11020

olofk/serv

Verilog

SERV - The SErial RISC-V CPU

1.9k261

stnolting/neorv32

VHDL

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

2.3k393

YosysHQ/picorv32

Verilog

PicoRV32 - A Size-Optimized RISC-V CPU

4.4k1k

rsd-devel/rsd

SystemVerilog

RSD: RISC-V Out-of-Order Superscalar Processor

1.2k120

projf/isle

Verilog

Isle FPGA Computer

973