Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats
Busbar
Busbar
Bifrost
Bifrost

jeremiah-c-leary/vhdl-style-guide

Style guide enforcement for VHDL

#Static analysis
Visit GitHub
Python
255
64
37 contributors
GNU General Public License v3.0
FeaturedAdvertise to 180K+ monthly visitors
Busbar

Control what AI can do before it acts

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

Momentum

How fast jeremiah-c-leary/vhdl-style-guide is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Sep 1 – Oct 19, 2026

Stars +1 in 49 days

01
1

Forks +2 in 49 days

01
1

Merged PRs 1 in 49 days

01
1

Trendshift Trendingwhere the repository ranked each day it made the top 25

Not in the Trendshift top 25 in this period

Sep 1Sep 8Sep 15Sep 22Sep 29Oct 6Oct 13
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRs
Tue, Sep 1, 2026+0+00
Wed, Sep 2, 2026+0+00
Thu, Sep 3, 2026+0+00
Fri, Sep 4, 2026+0+00
Sat, Sep 5, 2026+0+00
Sun, Sep 6, 2026+0+01
Mon, Sep 7, 2026+0+00
Tue, Sep 8, 2026+0+00
Wed, Sep 9, 2026+0+00
Thu, Sep 10, 2026+0+00
Fri, Sep 11, 2026+0+00
Sat, Sep 12, 2026+0+00
Sun, Sep 13, 2026+0+00
Mon, Sep 14, 2026+0+00
Tue, Sep 15, 2026+0+00
Wed, Sep 16, 2026+0+00
Thu, Sep 17, 2026+0+00
Fri, Sep 18, 2026+0+00
Sat, Sep 19, 2026+0+00
Sun, Sep 20, 2026+0+00
Mon, Sep 21, 2026+0+00
Tue, Sep 22, 2026+0+00
Wed, Sep 23, 2026+0+00
Thu, Sep 24, 2026+0+00
Fri, Sep 25, 2026+0+00
Sat, Sep 26, 2026+0+00
Sun, Sep 27, 2026+0+00
Mon, Sep 28, 2026+0+00
Tue, Sep 29, 2026+0+00
Wed, Sep 30, 2026+0+00
Thu, Oct 1, 2026+0+00
Fri, Oct 2, 2026+0+00
Sat, Oct 3, 2026+0+00
Sun, Oct 4, 2026+0+00
Mon, Oct 5, 2026+0+00
Tue, Oct 6, 2026+0+00
Wed, Oct 7, 2026+0+00
Thu, Oct 8, 2026+0+00
Fri, Oct 9, 2026+0+10
Sat, Oct 10, 2026+0+00
Sun, Oct 11, 2026+1+00
Mon, Oct 12, 2026+0+00
Tue, Oct 13, 2026+0+10
Wed, Oct 14, 2026+0+00
Thu, Oct 15, 2026+0+00
Fri, Oct 16, 2026+0+00
Sat, Oct 17, 2026+0+00
Sun, Oct 18, 2026+0+00
Mon, Oct 19, 2026+0+00
Total+1+21
  • 1#1 on the list
  • 7Rank that day
  • Not trending

You might also like

Repositories close to jeremiah-c-leary/vhdl-style-guide
FeaturedAdvertise to 180K+ monthly visitors
Busbar

Control what AI can do before it acts

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

VHDL-LS/rust_hdl

Rust

A fast VHDL language server and analysis library written in Rust

51481

Eriemon/verilog-generator

Python

Agent skill for Verilog-2001 RTL generation and FPGA design workflows.

31823

chipsalliance/verible

C++

Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server

2k307

Digital-EDA/Digital-IDE

Verilog

All in one vscode plugin for HDL development

1.2k71

TerosTechnology/vscode-terosHDL

VHDL

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

74176

dalance/svls

Rust

SystemVerilog language server

58731

ghdl/ghdl

VHDL

VHDL 2008/93/87 simulator

2.9k426

mshr-h/vscode-verilog-hdl-support

TypeScript

Verilog/SystemVerilog support for VS Code

38883

chipsalliance/sv-tests

SystemVerilog

Test suite designed to check compliance with the SystemVerilog standard.

400100