Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats
Bifrost
Bifrost
Busbar
Busbar

kuznia-rdzeni/coreblocks

RISC-V out-of-order core for education and research purposes

Visit GitHub
Python
100
32
32 contributors
BSD 3-Clause "New" or "Revised" License
website
FeaturedAdvertise to 180K+ monthly visitors
Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

Busbar

Control what AI can do before it acts

Momentum

How fast kuznia-rdzeni/coreblocks is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Aug 22 – Oct 21, 2026

Stars +6 in 61 days

0123
3

Forks +4 in 61 days

0123
3

Merged PRs 38 in 61 days

024
4

Trendshift Trendingwhere the repository ranked each day it made the top 25

Not in the Trendshift top 25 in this period

Aug 22Aug 30Sep 7Sep 15Sep 23Oct 1Oct 9Oct 17
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRs
Sat, Aug 22, 2026+0+01
Sun, Aug 23, 2026+0+00
Mon, Aug 24, 2026+1+02
Tue, Aug 25, 2026+0+00
Wed, Aug 26, 2026+0+02
Thu, Aug 27, 2026+0+00
Fri, Aug 28, 2026+0+00
Sat, Aug 29, 2026+0+01
Sun, Aug 30, 2026+0+01
Mon, Aug 31, 2026+0+02
Tue, Sep 1, 2026+0+00
Wed, Sep 2, 2026+0+00
Thu, Sep 3, 2026+0+00
Fri, Sep 4, 2026+0+00
Sat, Sep 5, 2026+0+00
Sun, Sep 6, 2026+1+04
Mon, Sep 7, 2026+0+03
Tue, Sep 8, 2026+0+00
Wed, Sep 9, 2026+0+01
Thu, Sep 10, 2026+0+02
Fri, Sep 11, 2026+0+01
Sat, Sep 12, 2026+0+00
Sun, Sep 13, 2026+3+02
Mon, Sep 14, 2026+0+02
Tue, Sep 15, 2026+0+02
Wed, Sep 16, 2026+0+03
Thu, Sep 17, 2026+0+03
Fri, Sep 18, 2026+0+01
Sat, Sep 19, 2026+0+00
Sun, Sep 20, 2026+0+00
Mon, Sep 21, 2026+0+00
Tue, Sep 22, 2026+0+00
Wed, Sep 23, 2026+0+00
Thu, Sep 24, 2026+0+00
Fri, Sep 25, 2026+0+01
Sat, Sep 26, 2026+0+01
Sun, Sep 27, 2026+0+00
Mon, Sep 28, 2026+0+00
Tue, Sep 29, 2026+1+00
Wed, Sep 30, 2026+0+01
Thu, Oct 1, 2026+0+00
Fri, Oct 2, 2026+0+00
Sat, Oct 3, 2026+0+01
Sun, Oct 4, 2026+0+00
Mon, Oct 5, 2026+0+00
Tue, Oct 6, 2026+0+00
Wed, Oct 7, 2026+0+10
Thu, Oct 8, 2026+0+31
Fri, Oct 9, 2026+0+00
Sat, Oct 10, 2026+0+00
Sun, Oct 11, 2026+0+00
Mon, Oct 12, 2026+0+00
Tue, Oct 13, 2026+0+00
Wed, Oct 14, 2026+0+00
Thu, Oct 15, 2026+0+00
Fri, Oct 16, 2026+0+00
Sat, Oct 17, 2026+0+00
Sun, Oct 18, 2026+0+00
Mon, Oct 19, 2026+0+00
Tue, Oct 20, 2026+0+00
Wed, Oct 21, 2026+0+00
Total+6+438
  • 1#1 on the list
  • 7Rank that day
  • Not trending

You might also like

Repositories close to kuznia-rdzeni/coreblocks
FeaturedAdvertise to 180K+ monthly visitors
Busbar

Control what AI can do before it acts

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

stevehoover/warp-v

TL-Verilog

WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.

25760

riscv-boom/riscv-boom

Scala

SonicBOOM: The Berkeley Out-of-Order Machine

2.3k488

rsd-devel/rsd

SystemVerilog

RSD: RISC-V Out-of-Order Superscalar Processor

1.2k120

OpenXiangShan/XiangShan

Scala

Open-source high-performance RISC-V processor

7.3k952

darklife/darkriscv

Verilog

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

2.6k326

SpinalHDL/VexiiRiscv

Scala

Like VexRiscv, but, Harder, Better, Faster, Stronger

26466

lowRISC/ibex

SystemVerilog

Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)

2.1k720

openhwfoundation/cv32e40p

SystemVerilog

CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

1.3k493

openhwfoundation/cva6

Assembly

The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

3.2k905