Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats
Bifrost
Bifrost
Busbar
Busbar
ClawBench
ClawBench

ucb-bar/saturn-vectors

Chisel RISC-V Vector 1.0 Implementation

Visit GitHub
Assembly
158
41
9 contributors
BSD 3-Clause "New" or "Revised" License
FeaturedAdvertise to 180K+ monthly visitors
Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

Busbar

Control what AI can do before it acts

ClawBench

a benchmark for personal agents

Momentum

How fast ucb-bar/saturn-vectors is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Aug 23 – Oct 22, 2026

Stars +1 in 61 days

01
1

Forks +7 in 61 days

012
2

Merged PRs 5 in 61 days

01
1

Trendshift Trendingwhere the repository ranked each day it made the top 25

Not in the Trendshift top 25 in this period

Aug 23Aug 31Sep 8Sep 16Sep 24Oct 2Oct 10Oct 18
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRs
Sun, Aug 23, 2026+0+00
Mon, Aug 24, 2026+0+00
Tue, Aug 25, 2026+0+00
Wed, Aug 26, 2026+0+01
Thu, Aug 27, 2026+0+00
Fri, Aug 28, 2026+0+00
Sat, Aug 29, 2026+0+00
Sun, Aug 30, 2026+0+01
Mon, Aug 31, 2026+0+00
Tue, Sep 1, 2026+0+00
Wed, Sep 2, 2026+0+11
Thu, Sep 3, 2026+0+11
Fri, Sep 4, 2026+0+00
Sat, Sep 5, 2026+0+00
Sun, Sep 6, 2026+0+10
Mon, Sep 7, 2026+0+00
Tue, Sep 8, 2026+0+00
Wed, Sep 9, 2026+0+00
Thu, Sep 10, 2026+0+00
Fri, Sep 11, 2026+0+00
Sat, Sep 12, 2026+0+00
Sun, Sep 13, 2026+0+00
Mon, Sep 14, 2026+0+00
Tue, Sep 15, 2026+0+00
Wed, Sep 16, 2026+1+00
Thu, Sep 17, 2026+0+00
Fri, Sep 18, 2026+0+10
Sat, Sep 19, 2026+0+00
Sun, Sep 20, 2026+0+00
Mon, Sep 21, 2026+0+00
Tue, Sep 22, 2026+0+00
Wed, Sep 23, 2026+0+00
Thu, Sep 24, 2026+0+00
Fri, Sep 25, 2026+0+00
Sat, Sep 26, 2026+0+00
Sun, Sep 27, 2026+0+00
Mon, Sep 28, 2026+0+00
Tue, Sep 29, 2026+0+00
Wed, Sep 30, 2026+0+00
Thu, Oct 1, 2026+0+01
Fri, Oct 2, 2026+0+00
Sat, Oct 3, 2026+0+00
Sun, Oct 4, 2026+0+00
Mon, Oct 5, 2026+0+00
Tue, Oct 6, 2026+0+00
Wed, Oct 7, 2026+0+00
Thu, Oct 8, 2026+0+00
Fri, Oct 9, 2026+0+00
Sat, Oct 10, 2026+0+00
Sun, Oct 11, 2026+0+00
Mon, Oct 12, 2026+0+00
Tue, Oct 13, 2026+0+00
Wed, Oct 14, 2026+0+00
Thu, Oct 15, 2026+0+00
Fri, Oct 16, 2026+0+00
Sat, Oct 17, 2026+0+10
Sun, Oct 18, 2026+0+00
Mon, Oct 19, 2026+0+20
Tue, Oct 20, 2026+0+00
Wed, Oct 21, 2026+0+00
Thu, Oct 22, 2026+0+00
Total+1+75
  • 1#1 on the list
  • 7Rank that day
  • Not trending

You might also like

Repositories close to ucb-bar/saturn-vectors
FeaturedAdvertise to 180K+ monthly visitors
ClawBench

a benchmark for personal agents

Busbar

Control what AI can do before it acts

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

pulp-platform/spatz

C

Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.

17953

camel-cdr/rvv-bench

Assembly

A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code

15536

chipsalliance/rocket-chip

Scala

Rocket Chip Generator

3.9k1.2k

riscv/riscv-p-spec

Python

RISC-V Packed SIMD Extension

18351

iammituraj/pequeno_riscv

SystemVerilog

Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.

16115

THU-DSP-LAB/ventus-gpgpu

Scala

GPGPU processor supporting RISCV-V extension, developed with Chisel HDL

963135

pulp-platform/ara

C

The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core

554202

carlosedp/chiselv

Scala

A RISC-V Core (RV32I) written in Chisel HDL

11020

openhwfoundation/cvw

SystemVerilog

CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.

649494