Footer

Your go-to destination for discovering trending open-source projects and uncovering the insights that matter

Legal

  • Terms and conditions
  • Privacy policy

More

  • Pricing
  • Advertise
  • onedump
  • gosnakego
  • Contact us

Social

  • X (Twitter)
  • GitHub
Trendshift owl
What they build speaks louder than words
© 2026 Trendshift, created by Julian Li with ❤️
SignalAdvertise
Trendshift
SignalAdvertise
Sign in
Trendshift owl

Discover trends that matter

DailyWeeklyMonthlyYearly
Live mentionsTopics
RepositoriesDevelopers
InsightsStats

Bifrost
Bifrost
ClawBench
ClawBench
Busbar
Busbar

fpgadeveloper/ethernet-fmc-axi-eth

Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks

Visit GitHub
Tcl
76
36
3 contributors
MIT License
website
AchievementsView all →
FeaturedAdvertise to 180K+ monthly visitors
Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

ClawBench

a benchmark for personal agents

Busbar

Control what AI can do before it acts

Momentum

How fast fpgadeveloper/ethernet-fmc-axi-eth is gaining stars, and where it lands on Trendshift and GitHub Trending

Activity and trending

Stars, forks and merged pull requests each day or month, lined up with the repository's rank on Trendshift Trending

Oct 1 – Oct 22, 2026

Stars +0 in 22 days

01

Forks +0 in 22 days

01

Merged PRs 0 in 22 days

01

Trendshift Trendingwhere the repository ranked each day it made the top 25

Top 25 in Tcl

14
Oct 1Oct 4Oct 7Oct 10Oct 13Oct 16Oct 19Oct 22
The left and right arrow keys step from day to day; Home and End go to the first and the last

Stars, forks, merged pull requests and Trendshift Trending rank, by day
DayStars gainedForks gainedMerged PRsTcl
Thu, Oct 1, 2026+0+00#14
Fri, Oct 2, 2026+0+00Not trending
Sat, Oct 3, 2026+0+00Not trending
Sun, Oct 4, 2026+0+00Not trending
Mon, Oct 5, 2026+0+00Not trending
Tue, Oct 6, 2026+0+00Not trending
Wed, Oct 7, 2026+0+00Not trending
Thu, Oct 8, 2026+0+00Not trending
Fri, Oct 9, 2026+0+00Not trending
Sat, Oct 10, 2026+0+00Not trending
Sun, Oct 11, 2026+0+00Not trending
Mon, Oct 12, 2026+0+00Not trending
Tue, Oct 13, 2026+0+00Not trending
Wed, Oct 14, 2026+0+00Not trending
Thu, Oct 15, 2026+0+00Not trending
Fri, Oct 16, 2026+0+00Not trending
Sat, Oct 17, 2026+0+00Not trending
Sun, Oct 18, 2026+0+00Not trending
Mon, Oct 19, 2026+0+00Not trending
Tue, Oct 20, 2026+0+00Not trending
Wed, Oct 21, 2026+0+00Not trending
Thu, Oct 22, 2026+0+00Not trending
Total+0+00
  • 1#1 on the list
  • 7Rank that day
  • Not trending

Achievements

Trendshift snapshots GitHub's daily Trending list and runs its own trending list

Trendshift Trending

fpgadeveloper/ethernet-fmc-axi-eth has trended on Trendshift's daily list

Daily

First achieved on 1st, Oct 2026 for Tcl

#14 Tcl Repository Of The Day

First achieved on 1st, Oct 2026 for Tcl

#14 Tcl Repository Of The Day

You might also like

Repositories close to fpgadeveloper/ethernet-fmc-axi-eth
FeaturedAdvertise to 180K+ monthly visitors
ClawBench

a benchmark for personal agents

Busbar

Control what AI can do before it acts

Bifrost

Enterprise AI Gateway Built For Scale: Route, Govern, and Secure All Your AI Traffic

enjoy-digital/liteeth

Python

Small footprint and configurable Ethernet core

309111

fpgadeveloper/fpga-drive-aximm-pcie

Tcl

Example designs for FPGA Drive FMC

305114

fpganinja/taxi

SystemVerilog

AXI, AXI stream, Ethernet, and PCIe components in System Verilog

984151

CESNET/ndk-fpga

VHDL

Network Development Kit (NDK) for FPGA cards with example application

9917

Gabriele-bot/100G-verilog-RoCEv2-lite

Verilog

TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.

7832

enjoy-digital/litex

Python

Build your hardware, easily!

4.2k755

pulp-platform/axi

SystemVerilog

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

1.7k368

alexforencich/cocotbext-eth

Python

Ethernet interface modules for Cocotb

8333

analogdevicesinc/hdl

Tcl

HDL libraries and projects

2k1.6k